7100




Fig. 1 (Prior Art)







Fig. 2 (Prior Art)





•






Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10

Output Ports 1104

Fig. 11A

Output Ports

1011	Output Port 3					
	Output Port 2	• • •	• • •	•••	•	•
	Output Port 1	Time Value B	Time Value D	Time Value F	•	•
	Output Port 0	Time Value A	Time Value C	Time Value E	•	
		Input Port 0	Input Port 1	Input Port 2	Input Port 3	
Input Ports 1102						

Fig. 11B